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The high costs associated with logic simulation of large VLSI based circuits has led to the need
for new computer architecture tailored to the simulation task. Such architectures have the
potential for significant speed-ups over software-based logic simulators executing on standard
sequential computers. This paper presents a model of one class of multiprocessor simulation
architectures and compares the performance of some of these machines using data obtained
from simulation of VLSI circuits. In addition, we discuss the implications of our results on
machine design and examine the sensitivity of the model to variations in circuit characteristics.
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Complete Abstract:
The high costs associated with logic simulation of large VLSI based circuits has led to the need for new
computer architecture tailored to the simulation task. Such architectures have the potential for significant
speed-ups over software-based logic simulators executing on standard sequential computers. This paper
presents a model of one class of multiprocessor simulation architectures and compares the performance
of some of these machines using data obtained from simulation of VLSI circuits. In addition, we discuss
the implications of our results on machine design and examine the sensitivity of the model to variations in
circuit characteristics.

